
MAX5890
14-Bit, 600Msps, High-Dynamic-Performance
DAC with LVDS Inputs
_______________________________________________________________________________________
5
Note 2: This parameter does not include update-rate-dependent effects of sin(x)/x filtering inherent in the MAX5890.
Note 3: Parameter measured single-ended with 50
double-terminated outputs.
Note 4: Not production tested. Guaranteed by design.
Note 5: Parameter defined as the change in midscale output caused by a
±5% variation in the nominal supply voltages.
Note 6: Not production tested. Guaranteed by design.
Note 7: Differential input voltage defined as VD_P - VD_N.
Note 8: Combination of logic-high/-low and common-mode voltages must not exceed absolute maximum rating for D_P/D_N inputs.
ELECTRICAL CHARACTERISTICS (continued)
(AVDD3.3 = DVDD3.3 = AVCLK = 3.3V, AVDD1.8 = DVDD1.8 = 1.8V, external reference VREFIO = 1.2V, output load 50
double-terminat-
ed, transformer-coupled output, IOUT = 20mA, TA = -40°C to +85°C, unless otherwise noted. Specifications at TA
≥ +25°C are guar-
anteed by production testing. Specifications at TA < +25°C are guaranteed by design and characterization. Typical values are at TA
= +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input Resistance
RCLK
Single-ended
5
k
Input Capacitance
CCLK
3pF
POWER SUPPLIES
AVDD3.3
3.135
3.3
3.465
Analog Supply Voltage Range
AVDD1.8
1.710
1.8
1.890
V
Clock Supply Voltage Range
AVCLK
3.135
3.3
3.465
V
DVDD3.3
3.135
3.3
3.465
Digital Supply Voltage Range
DVDD1.8
1.710
1.8
1.890
V
fCLK = 100MHz, fOUT = 16MHz
26.5
fCLK = 500MHz, fOUT = 16MHz
26.5
28.5
IAVDD3.3
fCLK = 600MHz, fOUT = 16MHz
26.5
fCLK = 100MHz, fOUT = 16MHz
11.3
fCLK = 500MHz, fOUT = 16MHz
50
58
Analog Supply Current
IAVDD1.8
fCLK = 600MHz, fOUT = 16MHz
60
mA
fCLK = 100MHz, fOUT = 16MHz
2.8
fCLK = 500MHz, fOUT = 16MHz
2.8
3.6
Clock Supply Current
IAVCLK
fCLK = 600MHz, fOUT = 16MHz
2.8
mA
fCLK = 100MHz, fOUT = 16MHz
0.2
fCLK = 500MHz, fOUT = 16MHz
0.2
0.5
IDVDD3.3
fCLK = 600MHz, fOUT = 16MHz
0.2
fCLK = 100MHz, fOUT = 16MHz
10.6
fCLK = 500MHz, fOUT = 16MHz
43
49
Digital Supply Current
IDVDD1.8
fCLK = 600MHz, fOUT = 16MHz
50.5
mA
fCLK = 100MHz, fOUT = 16MHz
137
fCLK = 500MHz, fOUT = 16MHz
264
298
fCLK = 600MHz, fOUT = 16MHz
297
mW
Total Power Dissipation
PDISS
Power-down, clock static low,
data input static
13
W
Power-Supply Rejection Ratio
PSRR
(Note 5)
±0.025
%FS
VD_N
VD_P
VIHLVDS
VILLVDS